3befb64afe
* When flushing the data and unified cache on ARM, clean and invalidate instead of just cleaning the corresponding cache lines * After zero-ing a freshly constructed dataspace in core, invalidate corresponding cache lines from the instruction cache |
||
---|---|---|
.. | ||
base | ||
core |