102 lines
2.3 KiB
C++
102 lines
2.3 KiB
C++
/*
|
|
* \brief Platform implementations specific for base-hw and VEA9X4
|
|
* \author Martin Stein
|
|
* \date 2012-04-27
|
|
*/
|
|
|
|
/*
|
|
* Copyright (C) 2012-2013 Genode Labs GmbH
|
|
*
|
|
* This file is part of the Genode OS framework, which is distributed
|
|
* under the terms of the GNU General Public License version 2.
|
|
*/
|
|
|
|
#include <drivers/trustzone.h>
|
|
|
|
/* core includes */
|
|
#include <board.h>
|
|
#include <processor_driver.h>
|
|
#include <platform.h>
|
|
#include <pic/vea9x4_trustzone.h>
|
|
#include <kernel/irq.h>
|
|
|
|
using namespace Genode;
|
|
|
|
namespace Kernel { void init_platform(); }
|
|
|
|
/**
|
|
* Interrupts that core shall provide to users
|
|
*
|
|
* Interrupts that are used by the non-secure world are also
|
|
* not provided to the secure-world Genode to prevent contention.
|
|
*/
|
|
static unsigned irq_ids[] =
|
|
{
|
|
Board::PL180_0_IRQ,
|
|
Board::PL180_1_IRQ,
|
|
Board::PL011_1_IRQ,
|
|
Board::PL011_2_IRQ,
|
|
Board::PL011_3_IRQ
|
|
};
|
|
|
|
enum { IRQ_IDS_SIZE = sizeof(irq_ids)/sizeof(irq_ids[0]) };
|
|
|
|
|
|
void Kernel::init_platform()
|
|
{
|
|
/* make user IRQs become known by cores IRQ session backend and kernel */
|
|
static uint8_t _irqs[IRQ_IDS_SIZE][sizeof(Irq)];
|
|
for (unsigned i = 0; i < IRQ_IDS_SIZE; i++) {
|
|
new (_irqs[i]) Irq(irq_ids[i]);
|
|
}
|
|
}
|
|
|
|
|
|
unsigned * Platform::_irq(unsigned const i)
|
|
{
|
|
return i < IRQ_IDS_SIZE ? &irq_ids[i] : 0;
|
|
}
|
|
|
|
|
|
Native_region * Platform::_ram_regions(unsigned const i)
|
|
{
|
|
static Native_region _regions[] =
|
|
{
|
|
{ Trustzone::SECURE_RAM_BASE, Trustzone::SECURE_RAM_SIZE },
|
|
};
|
|
return i < sizeof(_regions)/sizeof(_regions[0]) ? &_regions[i] : 0;
|
|
}
|
|
|
|
|
|
Native_region * Platform::_mmio_regions(unsigned const i)
|
|
{
|
|
static Native_region _regions[] =
|
|
{
|
|
{ Board::MMIO_0_BASE, Board::MMIO_0_SIZE },
|
|
{ Board::MMIO_1_BASE, Board::MMIO_1_SIZE },
|
|
{ Trustzone::NONSECURE_RAM_BASE, Trustzone::NONSECURE_RAM_SIZE },
|
|
};
|
|
return i < sizeof(_regions)/sizeof(_regions[0]) ? &_regions[i] : 0;
|
|
}
|
|
|
|
|
|
Native_region * Platform::_core_only_mmio_regions(unsigned const i)
|
|
{
|
|
static Native_region _regions[] =
|
|
{
|
|
/* Core timer and PIC */
|
|
{ Board::CORTEX_A9_PRIVATE_MEM_BASE,
|
|
Board::CORTEX_A9_PRIVATE_MEM_SIZE },
|
|
|
|
/* Core UART */
|
|
{ Board::PL011_0_MMIO_BASE, Board::PL011_0_MMIO_SIZE },
|
|
|
|
/* vm state memory */
|
|
{ Trustzone::VM_STATE_BASE, Trustzone::VM_STATE_SIZE },
|
|
};
|
|
return i < sizeof(_regions)/sizeof(_regions[0]) ? &_regions[i] : 0;
|
|
}
|
|
|
|
|
|
Cpu::User_context::User_context() { cpsr = Psr::init_user_with_trustzone(); }
|