be4e34b6b5
Recent work related to issue 1723 showed that there is potential to get rid of code duplication in MMU fault handling especially with regard to ARM cpus.
91 lines
2.7 KiB
C++
91 lines
2.7 KiB
C++
/*
|
|
* \brief Kernel backend for execution contexts in userland
|
|
* \author Sebastian Sumpf
|
|
* \date 2015-06-02
|
|
*/
|
|
|
|
/*
|
|
* Copyright (C) 2015-2017 Genode Labs GmbH
|
|
*
|
|
* This file is part of the Genode OS framework, which is distributed
|
|
* under the terms of the GNU Affero General Public License version 3.
|
|
*/
|
|
|
|
/* core includes */
|
|
#include <kernel/cpu.h>
|
|
#include <kernel/pd.h>
|
|
#include <kernel/thread.h>
|
|
|
|
using namespace Kernel;
|
|
|
|
void Thread::exception(Cpu&)
|
|
{
|
|
using Context = Genode::Cpu::Context;
|
|
|
|
if (regs->is_irq())
|
|
return;
|
|
|
|
switch(regs->cpu_exception) {
|
|
case Context::ECALL_FROM_USER:
|
|
case Context::ECALL_FROM_SUPERVISOR:
|
|
_call();
|
|
regs->ip += 4; /* set to next instruction */
|
|
break;
|
|
case Context::INSTRUCTION_PAGE_FAULT:
|
|
case Context::STORE_PAGE_FAULT:
|
|
case Context::LOAD_PAGE_FAULT:
|
|
_mmu_exception();
|
|
break;
|
|
default:
|
|
Genode::error(*this, ": unhandled exception ", regs->cpu_exception,
|
|
" at ip=", (void*)regs->ip,
|
|
" addr=", Genode::Hex(Genode::Cpu::Sbadaddr::read()));
|
|
_die();
|
|
}
|
|
}
|
|
|
|
|
|
void Thread::_call_update_pd()
|
|
{
|
|
Genode::Cpu::sfence();
|
|
}
|
|
|
|
|
|
void Thread::_call_update_data_region()
|
|
{
|
|
Genode::Cpu::sfence();
|
|
}
|
|
|
|
|
|
void Thread::_call_update_instr_region() { }
|
|
|
|
|
|
void Kernel::Thread::proceed(Cpu & cpu)
|
|
{
|
|
cpu.switch_to(_pd->mmu_regs);
|
|
|
|
asm volatile("csrw sscratch, %1 \n"
|
|
"mv x31, %0 \n"
|
|
"ld x30, (x31) \n"
|
|
"csrw sepc, x30 \n"
|
|
".irp reg,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,"
|
|
"18,19,20,21,22,23,24,25,26,27,28,29,30 \n"
|
|
" ld x\\reg, 8 * (\\reg + 1)(x31) \n"
|
|
".endr \n"
|
|
"csrrw x31, sscratch, x31 \n"
|
|
"sret \n"
|
|
:: "r" (&*regs), "r" (regs->t6) : "x30", "x31");
|
|
}
|
|
|
|
|
|
void Thread::user_arg_0(Kernel::Call_arg const arg) { regs->a0 = arg; }
|
|
void Thread::user_arg_1(Kernel::Call_arg const arg) { regs->a1 = arg; }
|
|
void Thread::user_arg_2(Kernel::Call_arg const arg) { regs->a2 = arg; }
|
|
void Thread::user_arg_3(Kernel::Call_arg const arg) { regs->a3 = arg; }
|
|
void Thread::user_arg_4(Kernel::Call_arg const arg) { regs->a4 = arg; }
|
|
Kernel::Call_arg Thread::user_arg_0() const { return regs->a0; }
|
|
Kernel::Call_arg Thread::user_arg_1() const { return regs->a1; }
|
|
Kernel::Call_arg Thread::user_arg_2() const { return regs->a2; }
|
|
Kernel::Call_arg Thread::user_arg_3() const { return regs->a3; }
|
|
Kernel::Call_arg Thread::user_arg_4() const { return regs->a4; }
|