8e13b376b0
This commit addresses several multiprocessing issues in base-hw: * it reworks cross-cpu maintainance work for TLB invalidation by introducing a generic Inter_processor_work and removes the so called Cpu_domain_update * thereby it solves the cross-cpu thread destruction, when the corresponding thread is active on another cpu (fix #3043) * it adds the missing TLB shootdown for x86 (fix #3042) * on ARM it removes the TLB shootdown via IPIs, because this is not needed on the multiprocessing ARM platforms we support * it enables the per-cpu initialization of the kernel's cpu objects, which means those object initialization is executed by the proper cpu * it rollbacks prior decision to make multiprocessing an aspect, but puts back certain 'smp' mechanisms (like cross-cpu lock) into the generic code base for simplicity reasons
34 lines
938 B
C++
34 lines
938 B
C++
/*
|
|
* \brief CPU driver for core Arm Cortex A8 specific implementation
|
|
* \author Martin stein
|
|
* \author Stefan Kalkowski
|
|
* \date 2015-12-14
|
|
*/
|
|
|
|
/*
|
|
* Copyright (C) 2015-2017 Genode Labs GmbH
|
|
*
|
|
* This file is part of the Genode OS framework, which is distributed
|
|
* under the terms of the GNU Affero General Public License version 3.
|
|
*/
|
|
|
|
#include <cpu.h>
|
|
#include <kernel/kernel.h>
|
|
#include <kernel/cpu.h>
|
|
|
|
|
|
void Genode::Cpu::translation_added(Genode::addr_t const,
|
|
Genode::size_t const)
|
|
{
|
|
using namespace Kernel;
|
|
|
|
/*
|
|
* The Cortex-A8 CPU can't use the L1 cache on page-table
|
|
* walks. Therefore, as the page-tables lie in write-back cacheable
|
|
* memory we've to clean the corresponding cache-lines even when a
|
|
* page table entry is added. We only do this as core as the kernel
|
|
* adds translations solely before MMU and caches are enabled.
|
|
*/
|
|
Cpu::clean_invalidate_data_cache();
|
|
}
|