60e392f0c0
The port uses the Cortex-A9 private timer for the kernel and an EPIT as user timer. It was successfully tested on the Wandboard Quad and the CuBox-i with the signal test. It lacks L2-cache and Trustzone support by now. Thanks to Praveen Srinivas (IIT Madras, India) and Nikolay Golikov (Ksys Labs LLC, Russia). This work is partially based on their contributions. Fix #1467
68 lines
1.4 KiB
C++
68 lines
1.4 KiB
C++
/*
|
|
* \brief Board definitions for the Freescale i.MX6
|
|
* \author Nikolay Golikov <nik@ksyslabs.org>
|
|
* \author Josef Soentgen
|
|
* \author Martin Stein
|
|
* \date 2014-02-25
|
|
*/
|
|
|
|
/*
|
|
* Copyright (C) 2014-2015 Ksys Labs LLC
|
|
* Copyright (C) 2014-2015 Genode Labs GmbH
|
|
*
|
|
* This file is part of the Genode OS framework, which is distributed
|
|
* under the terms of the GNU General Public License version 2.
|
|
*/
|
|
|
|
#ifndef _DRIVERS__BOARD_BASE_H_
|
|
#define _DRIVERS__BOARD_BASE_H_
|
|
|
|
namespace Genode
|
|
{
|
|
/**
|
|
* i.MX6 motherboard
|
|
*/
|
|
struct Board_base;
|
|
}
|
|
|
|
struct Genode::Board_base
|
|
{
|
|
enum {
|
|
/* normal RAM */
|
|
RAM0_BASE = 0x10000000,
|
|
RAM0_SIZE = 0x80000000,
|
|
|
|
/* device IO memory */
|
|
MMIO_BASE = 0x00000000,
|
|
MMIO_SIZE = 0x10000000,
|
|
|
|
UART_1_IRQ = 58,
|
|
UART_1_MMIO_BASE = 0x02020000,
|
|
UART_1_MMIO_SIZE = 0x00004000,
|
|
|
|
/* timer */
|
|
EPIT_2_IRQ = 89,
|
|
EPIT_2_MMIO_BASE = 0x020d4000,
|
|
EPIT_2_MMIO_SIZE = 0x00004000,
|
|
|
|
/* ARM IP Bus control */
|
|
AIPS_1_MMIO_BASE = 0x0207c000,
|
|
AIPS_1_MMIO_SIZE = 0x00004000,
|
|
AIPS_2_MMIO_BASE = 0x0217c000,
|
|
AIPS_2_MMIO_SIZE = 0x00004000,
|
|
|
|
/* CPU */
|
|
CORTEX_A9_PRIVATE_MEM_BASE = 0x00a00000,
|
|
CORTEX_A9_PRIVATE_MEM_SIZE = 0x00002000,
|
|
CORTEX_A9_PRIVATE_TIMER_CLK = 395037500,
|
|
|
|
/* CPU cache */
|
|
CACHE_LINE_SIZE_LOG2 = 5,
|
|
|
|
/* wether board provides ARM security extension */
|
|
SECURITY_EXTENSION = 1,
|
|
};
|
|
};
|
|
|
|
#endif /* _DRIVERS__BOARD_BASE_H_ */
|