48e7d29686
We have to issue a data synchronization barrier after writing a ADMA2 table to ensure that the corresponding write commands were actually executed before issuing the SD command. Ref #1497 |
||
---|---|---|
.. | ||
exynos5 | ||
imx53 | ||
omap4 | ||
pl180 | ||
rpi |