ebfe3d8ff0
This decouples the size of the mode transition control region from the minimal mapping size of the page tables implementation. Rather, the CPU architecture is able to specify the actual size. Rationale: For x86_64, we need the mtc region to span two pages in order to store all the tables required to perform the mode switch. |
||
|---|---|---|
| .. | ||
| base | ||
| core | ||
| test | ||